
# NUG Monthly Meeting






**Helen He, David Turner, Richard Gerber** 

NUG Monthly Meeting July 10, 2014





# Edison Issues Since the 6/25 upgrade







NUG Monthly 2014 July 10, 2014





# NERSC YEARS at the FOREFRONT 1974-2014

# **Upgrades on Edison on 6/25 (partial list)**

- Maintenance/Configuration Modifications
  - set CDT 1.16 to default
- Upgrades on Edison login nodes
  - SLES 11 SP3
  - BCM 6.1
  - ESM-XX-3.0.0
  - ESL-XC-2.2.0
- Upgrades on main frame
  - Sonexion update\_cs.1.3.1-007
    - /scratch3 only
  - CLE 5.2 UP01





# MPT 7.0.0 and CLE 5.2 UP01 upgrades require all MPI codes to be recompiled



#### Release note for MPT 7.0.0

MPT 7.0 ABI compatibility change in this release. An ABI change in the MPT 7.0 release requires all MPI user code to be recompiled. Scientific libraries,
 Performance Tools, Cray Compiling Environment and third party libraries compatible with the new ABI are included in this PE release.

#### Release overview for CLE 5.2 UP01 regarding binary compatibility

- Applications and binaries compiled for platforms other than Cray XC30 systems may need to be recompiled.
- Binaries compiled for Cray XC30 systems running earlier releases of CLE should run on Cray XC30 systems running CLE 5.2 without needing to be recompiled, provided the binaries are dynamically linked.
- However, statically linked binaries which are direct or indirect consumers of the network interface libraries (uGNI/DMAPP) must be relinked. This is because the DMAPP and uGNI libraries are tied to specific kernel versions and no backward or forward compatibility is provided. This includes applications that use the MPI or SHMEM libraries, as well as applications using the PGAS (Partitioned Global Address Space) languages such as UPC, Fortran with Coarrays, and Chapel.
- Note, do not mix the cray-mpich/7.0.0 with older releases of CDT software





# Jobs fail with an MPICH error if not recompiled



#### Old binaries may run into the following error

```
    MPICH2 ERROR [Rank 128] [job id 5856447] [Thu Jun 26 16:27:41 2014] [c4-0c0s6n3] [nid00795] - MPID_nem_gni_check_localCQ(): GNI_CQ_EVENT_TYPE_POST had error (SOURCE_SSID:AT_MDD_INV:CPLTN_DREQ) ...
    MPID_nem_gni_check_localCQ(637)...: application_network_transaction_error
```

Recompilation resolves the problem.





### **Hung jobs**



#### Problem description

Some jobs may hang after start running for a while

#### Workarounds

Disable the MDD sharing:
 setenv UGNI\_CDM\_MDD\_DEDICATED 2 #for csh/tcsh
 export UGNI CDM MDD DEDICATED=2 #for bash shell

#### For MPI only codes:

```
setenv MPICH_GNI_MDD_SHARING disabled #for csh/tcsh export MPICH_GNI_MDD_SHARING=disabled #for bash shell
```

 MPICH\_GNI\_MDD\_SHARING controls whether MPI uses dedicated or shared Memory Domain Descriptors (MDDs). If set to enabled, shared MDDs are used; if set to disabled, dedicated MDDs are used. Shared MDDs make better use of system resources. (man mpi\_intro for more info)





# LIBDMAPP errors with Global Array applications



#### Error message:

LIBDMAPP ERROR: failed to register addr 0x10046000000, length 0x2a00000 B (42 MiB), status = GNI RC INVALID PARAM.

PE 9 - Current Buddyinfo stats: Small blocks free pagecount 486588, free bytes 1993064448

PE 9 - Current Buddyinfo stats: Huge blocks free pagecount 21247, free bytes 44558188544

PE 9 - Initial Buddyinfo stats: Small blocks free pagecount 524516, free bytes 2148417536

PE 9 - Initial Buddyinfo stats: Huge blocks free pagecount 28365, free bytes 59485716480

PE 9 [Sun Jun 29 23:44:16 2014] [c7-1c0s0n0] [nid02880] aborting job: LIBDMAPP fatal memory registration error

#### Workarounds –use older versions of cray-mpich and its matching libraries

module swap PrgEnv-intel PrgEnv-intel/5.1.29

module swap atp atp/1.7.2

module swap craype craype/2.1.1

module swap cray-libsci cray-libsci/12.2.0

module swap cray-shmem cray-shmem/6.3.1

module swap cray-mpich cray-mpich/6.3.1

See the full software list for the previous CDT 1.15 at

https://www.nersc.gov/users/computational-systems/edison/updates-and-status/timeline-and-updates/cdt-1-15-was-set-to-default-on-4-24-14/





# **Edison login nodes issues**



#### Problem description

- Login sessions hang or no SCRATCH env defined upon login
- Access to the /scratch1 hang, eg., compilations hang

#### We are waiting for Cray (vendor) to provide us a fix

- Filed an urgent bug with Cray
- Reboot nodes when the login nodes are not usable
- Access to login nodes may get terminated frequently.
   Users need to login to access other available nodes.

#### We will update the current MOTD

/scratch1 problems are causing intermittent hangs on login nodes. No estimated for fix available.





#### Please report problems



Email: consult@nersc.gov

Call: 1-800-666-3772 (or 1-510-486-8600) menu option 3

Thank you!





#### **Carver and Dirac Retirement**



#### Carver will be retired on August 31, 2015

- Will be 5 years old
- Transition your code and workflows to Edison
- Tell us if you can't run on Edison
- Plans and advice:

http://www.nersc.gov/users/computational-systems/carver/retirement-plans/

#### Dirac will be retired Friday, Dec. 12, 2014

- Old hardware
- Served its purpose of evaluating GPU technologies









- Will help new users navigate NERSC and its systems
  - Overview, Accounts and Allocations, Connecting to NERSC,
     Computing Environment, Batch Jobs, Data Management
- 09:00 to 12:00 PDT
- Online using WebEx technology
  - No registration necessary
- In person at NERSC Oakland Scientific Facility
  - Send email to <u>training@nersc.gov</u>. Local attendees will have opportunity to tour machine room.

http://www.nersc.gov/users/training/events/new-user-july-2014/







#### **User Forum on Data-Intensive Computing**

Held June 16-18

**Downtown Oakland** 

100 participants

Workflows, data management, data transfer, vis and analysis





Los Alamos

#### **Presentations**

https://www.nersc.gov/users/training/events/joint-data-intensive/presentations/






# MyNERSC – my.nersc.gov



#### This is the work of Jack Deslippe








#### **MyNERSC**








## **MyNERSC**










# **MyNERSC**










#### It's a Mobile Site Too!



Please explore and give us your feedback.

We want to make you more productive!







# **NERSC Exascale Science Applications** (NESAP)




- Thank you for your submissions
- Now we have the difficult task of evaluating the proposals
- We will select ~20 codes/projects
- Evaluation criteria
  - An application's computing usage within the DOE Office of Science
  - Ability for application to produce scientific advancements
  - Ability for code development and optimizations to be transferred to the broader community through libraries, algorithms, kernels or community codes
  - Resources available from the application team to match NERSC/ Vendor resources
  - Representation among all 6 Office of Science offices





Babbage: the Intel Many Core (MIC)
Testbed System at NERSC





**Helen He**NERSC User Services Group
July 10, 2014





### **First Message**



- Babbage can help you to prepare for Cori regarding thread scalability (hybrid MPI/OpenMP implementation) and vectorization.
- Performance on Babbage will be significantly worse than Cori.
   However, using Babbage can expose bottlenecks and weaknesses in your code for improvement.





#### **Outline**



- Knights Corner (KNC) architecture and programming considerations
- System configurations and programming environment
- How to compile and run
- Examples of tuning kernels and applications





# **Basic Terminologies**



- MIC: Intel Many Integrated Cores architecture
- Xeon: Intel Processors. Various product names include Nehalem, Westmere, Sandy Bridge (SNB) etc.
- Xeon Phi: Intel's marketing name for MIC architecture.
  - Some code names are: Knights Ferry (KNF), Knight Corner (KNC), Knights Landing (KNL)
- Knights Corner (KNC): first generation product of MIC Xeon Phi implementation
  - Co-processors connected to host via PCIe
  - Validate programming models
  - Prepare for next generation production hardware






### **Babbage Nodes**



- 1 login node: bint01
- 45 compute nodes, each has:
  - Host node: 2 Intel Xeon
     Sandybridge EP processors, 8 cores
     each. 2.6 GHz, AVX 256-bit. Peak
     performance 166 GB/sec
  - 2 MIC cards (5100P) each has 60 native cores, connected by a high-speed bidirectional ring, 1053 MHz, 4 hardware threads per core.
  - Peak performance 1 TB/sec
  - 8 GB GDDR5 memory, peak memory bandwidth 320 GB/sec
  - 512-bit SIMD instructions. Holds 64
     SP or 32 DP.







### Babbage KNC vs. Cori KNL



#### Similarities

- Many integrated cores on a node (>60), 4 hardware threads per core
- MPI+OpenMP as main programming language
- 512 bits vector length for SIMD

#### Significant improvements in KNL

- Self-hosted architecture (not a co-processor!)
- 3X single thread performance than KNC
- Deeper out-of-order execution
- High bandwidth on-package memory
- Improved vectorization capabilities
- And more ...

Even with these differences, Babbage can still be helpful preparing applications for Cori. (Note: Edison can be used as well, future presentation)





# **Programming Considerations**



- Use "native" mode on KNC to mimic KNL, which means ignore the host, just run completely on KNC cards.
- Encourage single node exploration on KNC cards with problem sizes that can fit.
- Simple to port from multi-core CPU architectures, but hard to achieve high performance.
- Need to explore high loop level parallelism via threading and SIMD vectorization
- Available threading models: OpenMP, pthreads, etc.





# **User Friendly Test System**



#### Configured with ease-of-use in mind

- All production file systems are mounted
- System SSH configuration allows password-less access to the host nodes and MIC cards smoothly
- Modules created and loaded by default to initiate Intel compiler and MPI libraries
- Batch scheduler installed for allocating nodes
- MIC cards having access to system libraries allows multiple versions of software to co-exist
  - No need to copy system libraries or binaries to each MIC card manually as pre-steps for running jobs
  - Created scripts and wrappers to further simplify job launching commands
- User environment very similar to other production systems





# **Intel Linux Studio XE Package**



- Intel C, C++ and Fortran compilers
- Intel MKL: math kernel libraries
- Intel Integrated Performance Primitive (IPP): performance libraries
- Intel Trace Analyzer and Collector: MPI communications profiling and analysis
- Intel Vtune Amplifier XE: advanced threading and performance profiler
- Intel Inspector XE: memory and threading debugger
- Intel Advisor XE: threading prototyping tool
- Intel Threading Building Blocks (TBB) and Intel Cilk Plus: parallel programming models





#### **Available Software**



#### Loaded by default:

-bash-4.1\$ module list

**Currently Loaded Modulefiles:** 

1) modules

3) torque/4.2.6

5) intel/14.0.0

7) usg-default-modules/1.1

2) nsg/1.2.0

4) moab/7.2.6

6) impi/4.1.1

#### **Modules Available:**

-bash-4.1\$ module avail

<omit system software modules ...>

-----/usr/common/usg/Modules/modulefiles ------/

advisor/4.300519

allineatools/4.2.1-36484(default)

fftw/3.3.4-host

fftw/3.3.4-mic(default)

hdf5/host-1.8.10-p1

hdf5/host-1.8.13

hdf5/mic-1.8.10-p1

hdf5/mic-1.8.13(default)

hdf5-parallel/host-1.8.10-p1

hdf5-parallel/host-1.8.13

hdf5-parallel/mic-1.8.10-p1

hdf5-parallel/mic-1.8.13(default)

impi/4.1.0

impi/4.1.1(default)

inspector/2013.304368

intel/13.0.1

intel/13.1.2

intel/14.0.0(default)

intel/14.0.3

itac/8.1.3

netcdf/host-4.1.3

netcdf/host-4.3.2

netcdf/mic-4.1.3

netcdf/mic-4.3.2(default)

szip/host-2.1

szip/mic-2.1(default)

totalview/8T.12.0-1(default)

usg-default-modules/1.0

usg-default-modules/1.1(default)

vtune/2013.update16(default)

zlib/host-1.2.7

zlib/host-1.2.8

zlib/mic-1.2.7

zlib/mic-1.2.8(default)





# **How to Compile on Babbage**



- Only Intel compiler and Intel MPI are supported.
- Compile on the login node "bint01" directly to build an executable to run on the host or on the MIC cards.
- You can also compile on a host node. Do not "ssh bcxxxx" directly from "bint01", instead, use "qsub -I -I nodes=1" to get a node allocated to you.
- Use "ifort", icc" or "icpc" to compile serial Fortran, C, or C++ codes.
- Use "mpiifort", "mpiicc", or "mpiicpc" to compile parallel Fortran, C, or C+
   + MPI codes. (NOT mpif90, mpicc, or mpiCC)
- Use the "-openmp" flag for OpenMP codes.
- Use the "-mmic" flag to build an executable to run on the MIC cards.
- Example:

   Build a binary for host: % mpiicc -openmp -o xthi.host xthi.c
   Build a binary for MIC: % mpiicc -mmic -openmp -o xthi.mic xthi.c









	Host Only	Offload	Symmetric (Host and MIC)	Native (MIC only)
Xeon (Host)	Program foo call bar() End	Program foo call bar() End	Program foo call bar() End	
Xeon Phi (MIC)		bar()	Program foo call bar() End	Program foo call bar() End

- Knights Landing (KNL) will be in self-hosted mode, thus eliminates the host and the need to communicate between host and MIC.
- We encourage users to focus on optimizing in the Native mode and explore on-node scaling on a single KNC card.





#### **How to Run on Host**



 Useful for comparing performance with running natively on the MIC cards.

bint01% qsub -I -I nodes=2 <wait for a session> % cd \$PBS\_O\_WORKDIR

% cat \$PBS\_NODEFILE bc1012 bc1011

% get\_hostfile
% cat hostfile.\$PBS\_JOBID
bc1012-ib
bc1011-ib

% export OMP\_NUM\_THREADS=4

% mpirun -n 2 -hostfile hostfile.\$PBS\_JOBID -ppn 1 ./xthi.host Hello from rank 0, thread 0, on bc1012. (core affinity = 0-15) Hello from rank 0, thread 2, on bc1012. (core affinity = 0-15)

Hello from rank 1, thread 3, on bc1011. (core affinity = 0-15) Hello from rank 1, thread 0, on bc1011. (core affinity = 0-15)





#### **How to Run on MIC Cards Natively**



bint01% qsub -I -I nodes=2

<wait for a session>

% cd \$PBS\_O\_WORKDIR

% cat \$PBS\_NODEFILE

bc1012

bc1011

% get\_micfile

% cat micfile.\$PBS\_JOBID

bc1011-mic0

bc1011-mic1

bc1010-mic0

bc1010-mic1

% export OMP\_NUM\_THREADS=12

% export KMP\_AFFINITY=balanced

% mpirun.mic -n 4 -hostfile micfile.\$PBS\_JOBID -ppn 1 ./xthi.mic | sort Hello from rank 0, thread 0, on bc1011-mic0. (core affinity = 1) Hello from rank 0, thread 1, on bc1011-mic0. (core affinity = 5) Hello from rank 0, thread 10, on bc1011-mic0. (core affinity = 41) Hello from rank 0, thread 11, on bc1011-mic0. (core affinity = 45) ...

Hello from rank 3, thread 6, on bc1010-mic1. (core affinity = 25)

Hello from rank 3, thread 7, on bc1010-mic1. (core affinity = 29) Hello from rank 3, thread 8, on bc1010-mic1. (core affinity = 33) Hello from rank 3, thread 9, on bc1010-mic1. (core affinity = 37)





#### **Thread Affinity: KMP\_AFFINITY**



- none: default option on host
- **compact:** default option on MIC. Bind threads as close to each other as possible

Node		Core 1				Core 2			Core 3			
	HT1	HT2	HT3	HT4	HT1	HT2	HT3	HT4	HT1	HT2	HT3	HT4
Thread	0	1	2	3	4	5						

scatter: bind threads as far apart as possible

Node	Core 1				Core 2				Core 3			
	HT1	HT2	HT3	HT4	HT1	HT2	HT3	HT4	HT1	HT2	HT3	HT4
Thread	0	3			1	4			2	5		

• **balanced:** only available on MIC. Spread to each core first, then set thread numbers using different HT of same core close to each other.

Node	Core 1					Core 2			Core 3			
	HT1	HT2	HT3	HT4	HT1	HT2	HT3	HT4	HT1	HT2	HT3	HT4
Thread	0	1			2	3			4	5		

- explicit: example: setenv KMP\_AFFINITY "explicit, granularity=fine, proclist=[1:236:1]"
- New env on coprocessors: KMP\_PLACE\_THREADS, for exact thread placement






# NERSC YEARS at the FOREFRONT 1974-2014

### MPI Process Affinity: I\_MPI\_PIN\_DOMAIN

- Map CPUs into non-overlapping domains
  - 1 MPI process per domain
  - OpenMP threads pinned inside each domain
- I\_MPI\_PIN\_DOMAIN=<size>[:<layout>]



```
<size> = omp adjust to OMP_NUM_THREADS
```

auto #CPUs/ #MPI procs

<n> a number

<layout> = platform according to BIOS numbering

compact close to each other

scatter far away from each other







# **3D Stencil Diffusion Algorithm**



#### 3D Stencil Diffusion on Host and MIC



#### **3D Stencil Diffusion Speedup**



- -- On host: use 16 threads, KMP\_AFFINITY=scatter
- -- On MIC: Tested with different number of threads: 60, 120, 180, 236, 240, combined with various KMP\_AFFINITY options.
- -- The best speedup on MIC is obtained via 180 threads with scatter affinity.
- -- Runs faster on host with base option and OpenMP only option.
- -- Faster on MIC when vectorization is introduced with OpenMP.
- -- OpenMP and Vectorization both play significant roles on MIC
- -- More advanced loop optimization techniques (loop peel and tiling) can improve further.






#### **STREAM**







- -- Best rate is 162 GFlops/sec with 60 OpenMP threads on 1 MIC card.
- -- 60% improvement with vectorization.
- -- Software prefetch helps significantly. (35% improvement)
- -- Intel reports best performance of 174 GFlops/sec on Xeon Phi 7100P, 61 core





# **Tuning Lessons Learned**



- Some code restructuring and algorithm modifications are needed to take advantage of the KNC architecture.
- Some applications won't be able to fit into memory with pure MPI due to the small memory size on KNC cards.
- It is essential to add OpenMP at as high a level as possible to explore loop level parallelism, and make sure large, innermost, computational extensive loops are vectorized.
- Explore the scalability of OpenMP implementation.
- Try various MPI and OpenMP affinity options.
- Special compiler options on KNC also helps.
- Memory alignment is important.
- Optimizations targeted for KNC can help performance for other architectures: Xeon, KNL.





# **Summary**



- Performance on Babbage does not represent what will be on Cori.
- Babbage can help you to prepare for Cori regarding thread scalability (hybrid MPI/OpenMP implementation) and vectorization.
- Please contact consult@nersc.gov for questions.





### **Further Information**



- Babbage web page:
  - https://www.nersc.gov/users/computational-systems/testbeds/babbage
- Intel Xeon Phi Coprocessor Developer Zone:
  - http://software.intel.com/mic-developer
- Programming and Compiling for Intel MIC Architecture
  - http://software.intel.com/en-us/articles/programming-and-compiling-for-intel-many-integrated-core-architecture
- Optimizing Memory Bandwidth on Stream Triad
  - http://software.intel.com/en-us/articles/optimizing-memory-bandwidth-onstream-triad
- Interoperability with OpenMP API
  - http://software.intel.com/sites/products/documentation/hpc/ics/impi/41/ win/Reference Manual/Interoperability with OpenMP.htm
- Intel Cluster Studio XE 2013
  - http://software.intel.com/en-us/intel-cluster-studio-xe/
- Intel Xeon Phi Coprocessor High-Performance Programming. Jim Jeffers and James Reinders, Published by Elsevier Inc. 2013.





# **Acknowledgement**



- Babbage system support team, especially Nick Cardo, for configuring the system and solving many mysteries and issues.
- NERSC Application Readiness Team for testing, providing ideas, and reporting problems on the system.









### Thank you.








# **Extra Slides**




















### **Babbage Compute Nodes**



- 45 nodes, etc., bc09xx, bc10xx, bc11xx
- Host node: 2 Intel Xeon Sandybridge ES-2670 processors
  - Each processor has 8 cores, with 2 hardware threads (HT not enabled), 2.6 GHz, peak performance 166.4 GFlops
  - 128 GB memory per node
  - Memory bandwidth 51.2 GB/sec
  - AVX 32 byte aligned: AVX on host, 256-bit SIMD
- 2 MIC cards (5110P, bc09xx-mic0, bc09xx-mic1) each with:
  - 60 native cores, connected by a high-speed bidirectional ring, clock speed is 1053 MHz, Error Correcting Code (ECC) enabled
  - 4 hardware threads per core
  - 8 GB GDDR5 memory, effective speed 5 GT/s, peak memory bandwidth 320 GB/sec
  - L1 cache per core: 32 KB 8-way associative data and instruction cache
  - L2 cache per core: 512 KB 8-way associative inclusive cache with hardware prefetcher
  - Peak performance 1011 GFlops
  - Vector Unit.
    - 512-bit SIMD instructions,
    - 32 512-bit registers, holds 32 DP and 64 SP ...





# **Memory Alignment**



- Always align at 64 byte boundaries to ensure data can be loaded from memory to cache optimally
  - 20% performance penalty without memory alignment for
  - DGEMM (matrix size 6000x6000)
- Fortran: compile with "-align array64byte" option to align all static array data to 64 memory address boundaries
- C/C++: declare var
  - static: float var[100] \_\_attribute\_\_((aligned(64)));
  - dynamic: \_\_mm\_aligned\_malloc(buf, 64)
- More options with compiler directives





### **SIMD** and **Vectorization**



- Vectorization: the process of transforming a scalar instruction (SISD) into vector instruction (SIMD)
- To tell compiler to ignore potential dependencies and vectorize anyway:

– Fortran directive: !DIR\$ SIMD

C/C++ directive: #pragma simd

• **Example:** a,b,c, are pointers, compiler does not know they are independent

#### Not vectorized:

#### Not vectorized:

#### Vectorized:

#pragma simd for (i=0; i<n; i++) a[i]=b[i]+c[i]







### Wrapper Script for mpirun on MIC Cards

### In all module files:

- Set \$LD\_LIBRARY\_PATH for libraries needed on host
- Set \$MIC\_LD\_LIBRARY\_PATH for libraries needed on MIC card

### % cat mpirun.mic

```
#!/bin/sh
mpirun -env LD_LIBRARY_PATH $MIC_LD_LIBRARY_PATH $@
```

### Sample execution line:

% mpirun.mic -n 4 -hostfile micfile.\$PBS\_JOBID -ppn 2./xthi.mic







# -DMIC Trick for Configure on MIC Card

- Sometimes when install software libraries on MIC cards, a test program needs to be run. Due to cross-compile, the test program will fail.
- The trick is to define "-DMIC" for the the compiler options such as CC, CXX, FC, etc. used in "configure": export CC="icc -DMIC", ...
- Replace all "-DMIC" in Makefile with "-mmic", then compile and build.

```
files=$(find ./* -name Makefile)
perl -p -i -e 's/-DMIC/-mmic/g' $files
```





### **Sample Batch Script**



```
#PBS -q regular
#PBS -I nodes=2:mics=2
#PBS - I walltime = 02:00:00
#PBS-V
cd $PBS O WORKDIR
export OMP NUM THREADS=60
export KMP AFFINITY=balanced
mpirun.mic -n 4 -hostfile $PBS_MICFILE -ppn 1 ./myexe.mic (# sometimes the full path to the
executable is needed, otherwise you may see a "no such file or directory" error).
# Can use custom hostfile with -host option:
% mpirun.mic –n 4 -host bc1013-mic0,bc1012-mic1 –ppn 2 ./myexe.mic
# Can pass env with -env option:
% mpirun.mic -n 16 -host bc1011-mic1 -env OMP NUM THREADS 2 -env KMP AFFINITY balanced ./
myexe.mic
```










- New setting on coprocessors only. In addition to KMP\_AFFINITY, can set exact but still generic thread placement.
- KMP\_PLACE\_THREADS=<n>Cx<m>T,<o>O
  - <n> Cores times <m> Threads with <o> of cores Offset
  - e.g. 40Cx3T,10 means using 40 cores, and 3 threads (HT2,3,4) per core
- OS runs on logical proc 0, which lives on physical core 59
  - OS procs on core 59: 0,237,238,239.
  - Avoid use proc 0, i.e., use max\_threads=236 on Babbage.








### **Synthetic Benchmark Summary (Intel MKL) (5110P)**











Coprocessor results: Benchmark run 100% on coprocessor, no help from Intel® Xeon® processor host (aka native)

#### Note

1. Intel® Xeon® Processor E5-2670 used for all SGEMM Matrix = 13824 x 13824 , DGEMM Matrix 7936 x 7936, SMP Linpack Matrix 30720 x 30720

2. Intel® Xeon Phi™ coprocessor 5110P (ECC on) with "Gold Release Candidate" SW stack SGEMM Matrix = 11264 x 11264, DGEMM Matrix 7680 x 7680, SMP Linpack Matrix 26872 x 28672

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions.

Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Source: Intel Measured results as of October 26, 2012. Configuration Details: See backup
For more information go to <a href="http://www.intel.com/performance">http://www.intel.com/performance</a>







### **STREAM Compiler Options**



- -no-vec:
  - O3 -mmic -openmp -no-vec -DSTREAM ARRAY SIZE=64000000
- Base
  - O3 -mmic -openmp -DSTREAM ARRAY SIZE=64000000
- Base plus -opt-prefetch-distance=64,8
  - Software Prefetch 64 cachelines ahead for L2 cache
  - Software Prefetch 8 cachelines ahead for L1 cache
- Base plus -opt-streaming-cache-evict=0
  - Turn off all cache line evicts
- Base plus -opt-streaming-stores always
  - Enable generation of streaming stores under the assumption that the application is memory bound
- Opt:
  - Use all above flags (except –no-vec)
- No more huge pages needed since it is now default in MPSS






### WRF (Weather Research and Forecasting Model)

- novec: -O3 -novec-w -ftz -fno-alias -FR -convert big\_endian -openmp -fpp -auto
- base: -mmic -O3 -w -openmp -FR -convert big\_endian -align array64byte -vec-report6
- precision: -fimf-precision=low -fimf-domain-exclusion=15 -fp-model fast=1 -no-prec-div -no-prec-sqrt
- MIC: -opt-assume-safe-padding -opt-streaming-stores always -opt-streaming-cache-evict=0
   -mP2OPT\_hlo\_pref\_use\_outer\_strategy=F

#### WRF em\_real on MIC



- Best time is 39.26 sec with 180 OpenMP threads.
- 15.1% improvement with all optimization flags compared with base options.






### **Steps to Optimize BerkeleyGW**



Courtesy of Jack Deslippe



Time/Code-Revision

- 1. Refactor to create hierarchical set of loops to be parallelized via MPI, OpenMP and Vectorization and to improve memory locality.
- 2. Add OpenMP at as high a level as possible.
- 3. Make sure large innermost, flop intensive, loops are vectorized
  - \* eliminate spurious logic, some code restructuring simplification and other optimization



